



Honeywell

UNO
Ultrafast and Nanoscale Optics Group
UNIVERSITY OF CALIFORNIA, SAN DIEGO

Optically Programmable FPGA Systems

Demetri Psaltis

California Institute of Technology

Partners

Holoplex

Honeywell

University of California, San Diego

Photobit



 HOLOPLEX



Optically Programmable FPGA Systems

Goals:

- Demonstrate a parallel optical interface between a holographic memory and a silicon circuit
- Apply the unique capabilities of the OPGA to image processing, recognition and database search.

Achievements:


- Demonstration of optically reconfigurable logic circuits
- 100 Holographic reconfiguration templates
- VCSEL's and MEMS addressing
- Compact module integrating VCSELs, Holograms and Silicon

Approach:

Combine in a compact OPGA Module:

- VLSI chip containing logic & detectors
- Holographic memory
- VCSEL array


OPGA chip




HOLOPLEX




OPGA Module



Optical Memory Silicon Circuit Interface



OPTICAL
MEMORY



LOGIC + DETECTORS
CHIP





Honeywell

UNO
Ultrafast and Nanoscale Optics Group
UNIVERSITY OF CALIFORNIA, SAN DIEGO

OPGA Elements

HOLOGRAM

CALTECH
APRILIS

PACKAGING

HOLOPLEX
UCSD

ADDRESSING DEVICE

Red VCSELs: **HONEYWELL**
MEMS

**LOGIC +
DETECTORS**
PHOTOBIT


ALGORITHMS **CALTECH**



HOLOPLEX



25x2 VCSEL Arrays



25x2 Arrays Pitch: 100 μ m


Design specifications:

- Array dimensions: 25x2
- Device pitch: 100mm
- Wavelength: 680nm nominal
uniformity: <0.05%
die-to-die consistency
- Power: >0.5mW single-mode
- Power uniformity: +/-5%
- Beam divergence: >8° within +/-10%
- Packaging (with multiplexors): TO5(ϕ 1/4")


Status:



VCSEL Holography



Power: >0.5mW single-mode




Multimode

$I_{th} = 3.9\text{mA}$

Single mode


Optical Design: Recorder






Aprilis Material

M# measurement




Material Shrinkage

DuPont



Shrinkage ~3.5%
(mostly longitudinal)


Aprilis



Shrinkage ~0.05%
(mostly lateral)

Optical quality:	Excellent ($\lambda/10$ over 2mm)
Low scattering:	$<10^{-5}$ srad ⁻¹
Thickness:	~500μm
M#:	10 (5 with images)
Sensitivity:	1mJ/cm ² (1% Efficiency) 300mJ/ cm ² (saturation)
Deformation:	Shrinkage <0.05%
MTF:	Good (0.2 – 10um)
Uniformity:	Good
Consistency:	better than DuPont

Image Quality




Phase-conjugate readout




HOLOPLEX





Holographic Storage




Average $\eta = 2.38 \times 10^{-3}$


$M/\# = 4.83$

$BER = 2.4 \times 10^{-8}$





Reconfiguration time: $20\mu\text{sec}$



Random-pixel
Holographic
Datapage




2nd-generation APS chips: tapeout



- FULL OPGA CHIPS
 - 5.01mm X 5.30mm
 - 15um, and 24um pixels
 - 103 PADS
 - Down-left corner aligned

- TEST APS CHIPS
 - 2.53mm X 2.52mm
 - 7um,10um,15um,20um pixels
 - 14 PADS
 - Up-left corner aligned
 - 4 alignment marks (1.6mm apart)




**PHOTOBIT-HOLOPLEX
HOOP-v.0100
[15um]**



(Alignment Marks)




Full OPGA Chip



**64x32 APS
Array**



***Customizable
logic***





HOLOPLEX





Optical Interface

Experimental Setup



***APS Digitized
Output***




 **HOLOPLEX**






Holographic Programming


Hologram 1



Logic Array Output



APS Digitized Output




HOLOPLEX





Holographic Programming

Hologram 2




Logic Array Output


Output
Port A

Output
Port B

Optical
Configuration
4



APS Digitized Output




HOLOPLEX




Module Packaging

OPGA Driver Board



OPGA
Module





Hologram
#1




Hologram #2

Shift-multiplexed
Holograms

MEMS addressing






- 4x10 mirror array
- Mirror dimensions:
 $100\mu\text{m} \times 100\mu\text{m}$
- NA/0.2 output



HOLOPLEX



Experiment setup and results





MEMS throughput efficiency: 30%




HOLOPLEX






Compact Packaging: Multiplexing



2-D VCSEL Array:
In-plane & Out-of-plane
Shift Multiplexing



Constellation model




<http://www.vision.caltech.edu/html-files/publications.html>





HOLOPLEX





OPGA for Real Time Video Processing




Memories vs. Imaging Elements



Holographic 4-D Imaging




15 μm






Images of double-layer microspheres

1st layer
2nd layer


Holographic spectra



Microscope image



3-layer imaging of fluorescent microspheres in turbulence



Accomplishments

- **VLSI Chip Design:**
 - Demonstration of optically reconfigurable logic circuits
 - Holographic programming of the OPGA chip
- **Optical Memory:**
 - Material testing/selection completed: Aprilis polymer
 - Mastering and multiplexing in Aprilis films
 - 100 Holographic reconfiguration templates
- **Addressing devices:**
 - Red VCSEL arrays (25x2) packaged and tested
 - Phase-conjugate read-out
 - MEMS array holography
- **Packaging**
 - Demonstration of compact module including VCSELs, Holograms and Silicon
 - Advanced packaging technique demonstrated
- **OPGA Applications:**
 - Image processing; Image database search
 - Prosthetics

